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There has been significant interest in silicon nanostructures for electronics, photovoltaic, and optoelectronic applications, including zero-dimensional silicon nanocrystallites, one-dimensional ͑1D͒ quantum wires, and two-dimensional ͑2D͒ thin layers. [1] [2] [3] All these structures are designed to use the quantum confinement effect to enhance the device's performance. To design transistors for integrated electronics, however, the ideal structure must also be compatible with conventional silicon device processing. The 2D silicon layers appear to be the best choice for current fabrication techniques due to the planar geometry that is utilized in current complementary metal oxide semiconductor technology. Recently, by controlling the deposition ͑chemical vapor deposition͒ process at a very low deposition rate, ultrathin ͑Ͻ5 nm͒ flat nanocrystalline silicon ͑nc-Si͒ layers were achieved and applied as the channel for transistors in low power applications. 4 It is proven that using such an ultrathin channel effectively improves the switching performance of thinfilm transistors in nc-Si. 5 When the channel becomes thinner, the OFF-state leakage current I OFF decreases significantly, which is attributed to the stronger quantum confinement effect along the channel thickness direction. The subthreshold swing ͑S͒ also becomes steeper because the effect of gate voltage on the channel surface potential increases. Low I OFF and steep S result in a high I ON / I OFF ratio. 5 The high I ON / I OFF ratio will enable the transistors to be used to design integrated electronics on arbitrary substrates for the applications, where low power and fast access times are demanded.
However, when the nc-Si layer becomes very thin, even the smallest thickness variation can result in highly random potential fluctuations due to the strong quantum confinement effect along the channel thickness direction, 6 and charge traps at grain boundaries ͑GBs͒ will also deplete the nc-Si grains of free carriers. 7 These will make the carrier transport from the source to the drain through the device channel become much more complicated, and result in electrical characteristics that may not be described by conventional fieldeffect transistor ͑FET͒ models. In the present study, current percolation is found in the nc-Si transistors with a channel thickness below 3.0 nm, and it is shown that for these devices, the device channel width must contain at least 0.3 m to avoid percolative "pinch off" by the channel boundaries.
The devices to be studied here are composed of a thin layer of undoped nc-Si, varying from 3.0 to 2.0 nm, a gate insulator with an effective oxide thickness of 22. However, as shown in Fig. 2͑a͒ , where the normalized I DS -V GS characteristics measured at V DS = 0.1 V for different channel width transistors of a 2.5 nm thick channel are displayed, the current degrades greatly when the channel width ͑W͒ is below 0.3 m. Figure 2͑b͒ illustrates the extracted threshold voltage V th as functions of the channel width as the channel thickness varies as 2.0, 2.5, and 3.0 nm. The V th was defined as the value of the V gs at a drain current value of 1 nA/ m. We find large V th shifts and also significant increase in V th dispersion in devices of 2.0 and 2.5 nm channel thickness, when the channel width is smaller than 0.3 m. While for the devices with 3.0 nm thick channel, the measured V th values have little dependence on the channel width. A clear increase in V th was also observed for single crystalline silicon MOSFETs of channel widths narrower than 10 nm due to the quantum confinement in the channel width direction. 8 However, here, the channel width is much larger than the scale at which the quantum confinement may occur. The significantly increased V th and its dispersion for narrower channel devices of 2.0 and 2.5 nm thick channels are attributed to other mechanisms.
In nc-Si films, the defect levels at GBs behave as traps for free carriers. The charging of the traps at the GBs implies a removal of free charges from the grains, thereby, creating potential-energy barriers. 7 Due to the small free concentration of carriers ͑with the intrinsic carrier concentration of Si͒ and also the small grain sizes, the crystalline regions within the intrinsic nc-Si grains will be fully depleted, inducing variations of the conduction band edge ͑E C0 ͒ from that in single crystal material. 9 In general, the trapping effects of the GB are related to its structure which is determined by a mutual misorientation of the neighboring crystalline grains. 7 When the film becomes very thin, the quantum confinement also becomes significant and has a strong dependence on the thickness, causing additional changes in E C0 , which can be approximated as
where m e * is the quantization effective mass of an electron, h is the Planck constant, and t Si is the channel thickness.
These factors make E C0 very sensitive to the local physical properties of the film ͑film thickness, crystalline orientation, grain size, etc.͒, thus inducing large energy potential fluctuations over the whole channel. Current conduction in such an ultrathin nc-Si channel can thus be formalized as a percolation problem in a 2D rectangular lattice system. 10 The lattice is randomly filled with individual sites ͑grains͒ and GBs are randomly formed between adjacent sites as bonds. As the gate voltage V GS is increased, localized pockets of electrons will form in the grains with lowest E C0 . The fraction of these conductive grains in the channel is denoted as f, which is a function of V GS . As more and more such conductive grains are generated during the increase in gate potential, f reaches a certain value and there is possibly an infinite cluster of conductive grains bridging the source and drain for current conduction. The bond ͑GB͒ is assigned as conducting when both neighboring grains are conducting. Then, for very thin channels, actual current path from source to drain under a low gate bias condition is not the whole film but a naturally formed quasi-1D path with only low energy potential parts in a film. Intuitively, for narrow channel devices, the formation of the current path is limited by the boundaries of the channel, and a higher V GS for a higher f is required to achieve current percolation, as shown in Fig. 3 . 3 . ͑Color online͒ For the narrow channel, the formation of a current percolation path is limited by the pinch-off at the boundaries, and thus a higher fraction of the conductive grains ͑f͒ in the narrow channel is required to achieve current percolation.
here, is a correlation length,
where f c is the percolation threshold and is a critical exponent. The values of f c and are 0.33 and 1.33, respectively, in the case of percolation on planar random lattices. 12 Based on Eqs. ͑2͒ and ͑3͒, the f value to achieve the same normalized conductivity J c = 0.6 is calculated for different W, as shown in Fig. 4͑a͒ . It can be seen that, to achieve a certain current conductivity, for narrower channel devices, a higher f is required. Since f is a function of V GS , it means that a higher V GS is required for the narrow channel to be equally conductive. Therefore, as shown in Fig. 2͑b͒ , there is an increase in V th for the 2.0 and 2.5 nm thick channel devices when the channel width is narrower than 0.3 m. In narrow channel devices, the presence of the channel boundary pinch-off causes various f values being required for different devices to achieve similar conductivity, thus large dispersion of V th in the narrow channel devices is expected as well as observed.
In a thicker channel device, the quantum confinement becomes weaker, and the resultant smaller increase in E C0 brings lower V th , as shown in Fig. 2͑b͒ . The film is also less rough than the thinner ones. As a result, the potential fluctuations ⌬V can decrease greatly since ⌬V is given by
where the roughness is characterized by the height ␦ and the lateral correlation length of the Gaussian fluctuations. 6 With a smaller ⌬V, there will be a much quicker increase in f with the increase in V GS for current percolation to occur, as illustrated in Fig. 4͑b͒ . So the difference between the V GS values of the narrow channel and the wide channel devices to achieve the required f for equal channel conductivity become less. This is the reason why the V th of the 2.5 nm thick channel devices has a much smaller channel width dependence than that of 2.0 nm thick channel devices, as illustrated in Fig. 2͑b͒ . For the 3.0 nm thick channel devices, ⌬V is small enough, and the V GS to achieve the required f for different channel width transistors are almost identical, and thus V th has little dependence on W.
As a conclusion, for the nc-Si transistors, when the channel is thinner than 3.0 nm, current percolation occurs due to large potential variations over the channel film. It is observed that with the channel length of 0.5 m, the device channel width must contain at least 0.3 m to avoid percolative pinch off. The theoretical analysis agrees with the experimental results very well, and gives indications for modelling and optimization of the devices for circuit design. According to the analysis, it can be expected as the channel length decreases, the minimum channel width to avoid percolative pinch off will become smaller. Both channel length and width dependence of the threshold voltage dispersion will need to be investigated to fully model the device operation. Statistical modeling of the device characteristics, as a function of the device geometries, film thickness, average grain size, and size distribution, is another important issue to be solved for practical applications of the devices in large scale system design. This work was funded by EPSRC, GBEPSRC Portfolio Partnership Award in Integrated Electronics. The devices were fabricated in Hitachi Central Research Laboratory, Tokyo, Japan.
